ASML and the EUV bottleneck: capacity constrains frontier training pace
ASML EUV lithography demand and HBM/DRAM tightness harden in September 2026 as an infrastructure brake on AI compute; industry coverage describes faster build cycles and memory–logic competition for tool slots.